Abstract. Channel coding is a standard technique in all wireless communication systems. In addition to the typically employed methods like convolutional coding, turbo coding or low density parity check (LDPC) coding, algebraic codes are used in many cases. For example, outer BCH coding is applied in the DVB-S2 standard for satellite TV broadcasting. A key operation for BCH and the related ReedSolomon codes are multiplications in finite fields (Galois Fields), where extension fields of prime fields are used. A lot of architectures for multiplications in finite fields have been published over the last decades. This paper examines four different multiplier architectures in detail that offer the potential for very high throughputs. We investigate the implementation performance of these multipliers on FPGA technology in the context of channel coding. We study the efficiency of the multipliers with respect to area, frequency and throughput, as well as configurability and scalability. The implementation data of the fully verified circuits are provided for a Xilinx Virtex-4 device after place and route.
Introduction
Galois or finite field multiplications (FFMs) are key in a wide range of technical applications, for example in cryptography or channel coding. In particular BCH-and Reed-Solomon codes require a lot of Galois field (GF) multiplications to be performed in the decoding process. Nowadays, BCH codes are widely spread and employed in modern communication standards like DVB and in error correction units for flash memory devices (Liu et al., 2006) , for instance. In Sect. 2 we summarize the theoretical background of FFM and BCH decoding.
However, the specific FFM requirements vary over the application range: high Galois field dimensions are used in cryptography, whereas for FFMs in channel coding the focus lies on high throughput and low latency. FFMs are key components in BCH decoder implementations and consume a significant amount of hardware resources in the overall design (Chen et al., 2009; Zhang et al., 2010) .
Up to now, a lot of research has been made on area efficient and fast FFM architectures. However, Ahlquist et al. haven shown in 1999 (Ahlquist et al., 1999 that not every VLSI optimized multiplier architecture performs optimal on FPGAs.
Already in 1986, Scott et al. have proposed a scalable FFM that is easily adaptable to different GF sizes and primitive polynomials (Scott et al., 1986) . Their bit-slice architecture makes efficient use of area providing flexibility for different field sizes. Building on the work of Scott et al., Kitsos et al. in 2003 proposed a flexible, reconfigurable FFM architecture for extension fields GF (2 m ) (Kitsos et al., 2003) . Their bit-serial polynomial basis multiplier features reconfigurability for field sizes up to m and reduced power consumption due to gated clocking. The low hardware complexity promises good area performance.
In this work, we investigate the potential benefit of these published FFM architectures as well as two "standard" architectures for a high-throughput DVB-S2 standard BCH decoder. For this purpose we have implemented the selected FFMs as described in Sect. 3 and fully validated them with a hardware-software co-simulation setup. We have synthesized our implementations and compare area consumption and achievable throughput for a common Xilinx Virtex-4 FGPA target device as described in Sect. 4. Furthermore, we evaluate them with respect to their suitability for FPGA target devices, area consumption, latency and scalability. Finally, we comment on the impact of using sophisticated pipelined FFMs in a DVB-S2 BCH decoder and show which parts can profit most from those.
Theoretical background
For a better understanding of the finite field multiplier architectures and the context of BCH coding, we give an overview on the underlying mathematics in this section. For more details we refer to available standard literature (Bossert, 1998; Friedrichs, 1995) .
Finite fields and multiplication
The basis for the finite field multiplication architectures implemented in this work is a reformulation of the finite field multiplication in polynomial representation. The derivation of the algorithm originally proposed by Scott et al. (Scott et al., 1986 ) is outlined in the following.
The nonzero elements of the extension field GF (2 m ) can be constructed by powers of the primitive element α, where α is a root of a primitive polynomial P (x) = x m +p m−1 x m−1 + ··· + p 1 x + p 0 over GF (2). Since P (α) = 0 (α being root of P ) α m = p m−1 α m−1 + ··· + p 1 α + p 0 and therefore nonzero the elements can be written in the canonical base representation:
{a m−1 α m−1 + ··· + a 1 α + a 0 |a i ∈ GF (2) for 0 ≤ i ≤ m − 1}
Multiplication algorithm
Based on the work of Scott et al., an algorithm for FFM can be derived similar to the design proposed by Kitsos et al. as follows: Let A, B ∈ GF (2 m ) in canonical base representation and P primitive polynomial over GF (2). Then let
. . .
Thus, the product C(x) can be obtained by performing iteratively m − 1 times:
where
in standards like DVB-T2, DVB-S2, DB-C2, DVB-H, ITU-T H.261 or ITU-T G.975.1, for example. BCH codes are usually decoded by algebraic syndrome decoding. Figure 1 shows the generic structure of a syndrome based BCH decoder. It is important to notice that the syndrome S(x) only depends on a possible error vector e and not on the correct code word that has been sent. The decoder therefore has to find a possible error vector e with a minimum weight, that means an e with a minimum number of coefficients unequal to zero. In order to calculate e algebraically, the search for minimum weight is transformed into a search for a polynomial with minimum degree (Bossert, 1998) . + ··· + a 0 respectively and one obtains:
with
With Eqs. (6) and (8), the multiplication algorithm over GF (2 m ) is given, that is used for the architectures of the Scott-and Kitsos-multiplier.
BCH decoding
BCH codes have been invented in 1959 by Hocquenghem (Hocquenghem, 1959) , and independently in 1960 by Bose and Ray-Chaudhuri (Bose and Ray-Chaudhuri, 1960) . These codes provide high flexibility and predictable error correction ability, and hence are used in a wide range of technical applications. Details about their construction and decoding can be found in literature (Bossert, 1998; Friedrichs, 1995) .
Two main categories of BCH codes exist: so-called primitive and non-primitive ones. Code words of primitive BCH codes are always of fixed length n = 2 m − 1, with n being the length of the code word and m the dimension of the Galois field 2 m . Non-primitive BCH codes provide flexibility in choosing the appropriate code word size. In contrast to code puncturing, where one or more positions in a code word are omitted, the minimum distance in a reduced code is not changed (Bossert, 1998) . Non-primitive BCH codes are used in standards like DVB-T2, DVB-S2, DB-C2, DVB-H, ITU-T H.261 or ITU-T G.975.1, for example.
BCH codes are usually decoded by algebraic syndrome decoding. Figure 1 shows the generic structure of a syndrome based BCH decoder.
It is important to notice that the syndrome S(x) only depends on a possible error vector e and not on the correct code word that has been sent. The decoder therefore has to find a possible error vector e with a minimum weight, that means an e with a minimum number of coefficients unequal to zero. In order to calculate e algebraically, the search for minimum Adv. Radio Sci., 10, 175-181, 2012
www.adv-radio-sci.net/10/175/2012/ weight is transformed into a search for a polynomial with minimum degree (Bossert, 1998) . The syndrome generator unit (SGU) computes the syndrome S(x) that is fed into a so-called key equation solver (KES). The KES computes the error locator polynomial (x) out of the syndrome. The Chien search unit (CSU) afterwards checks for all elements in the specified Galois field GF (2 m ) if (x) = 0. In this case, the error vector e has a 1 at the corresponding position; the error correction then flips the bits at all recognized error positions in the received code word r.
Hardware implementation
The hardware implementation of the FFMs should be flexible and generic with respect to the primitive polynomial and field size. Furthermore, they should exploit the underlying structures of the Virtex-4 FPGA-platform well to yield small area usage while providing sufficient throughput.
For the target DVB-S2 standard, BCH codes based on the Galois fields 2 14 and 2 16 are used. As this research was performed in the context of a more complex communication system, the common clock frequency of the whole system was predefined to 200MHz.
The hardware implementations considered in our work are based on (Scott et al., 1986) and (Kitsos et al., 2003) . Furthermore, we give insight into the architecture of the plain combinatorial FFM implementations used.
Scott-Multiplier
The architecture of the Scott-multiplier resembles the multiplication algorithm derived in Sect. 2.1. Equation (8) is mapped to a basic cell (see Fig. 2 ). It consists of two 2-input AND-gates, two 2-input XOR gates and a flip-flop. Additionally, our implementation contains flip-flops for storing the coefficients of the A-operand during a calculation and control logic for that. Still, such cells fit comfortably into a Virtex-4 FPGA slice that offers two 4-input LUTs, two multiplexers, two 1-bit registers and arithmetic logic.
For a multiplier over GF (2 m ), m basic cells are connected into an array that calculates the product C = A · B mod P in m clock cycles. This array can be viewed as a linear feedback shift register and is illustrated in Fig. 3 . The primitive polynomial of the Galois field can arbitrarily be set at design time.
Kitsos-multiplier
This architecture extends the Scott-multiplier by a reconfigurable feedback path, gated clocking and is also based on Eq. (8). The reconfigurable feedback path allows for a runtime reconfiguration of the multiplier. This reconfigurability aims to support not only arbitrary primitive polynomials but also field sizes 1 ≤ i ≤ m for an array length m. The C. de Schryver, S. Weithoffer, U. Wasenmüller, N. Wehn: Design Space Exploration of FFMs for Channel Coding 3
The syndrome generator unit (SGU) computes the syndrome S(x) that is fed into a so-called key equation solver (KES). The KES computes the error locator polynomial Λ(x) out of the syndrome. The Chien search unit (CSU) afterwards checks for all elements in the specified Galois field GF (2 m ) if Λ(x) = 0. In this case, the error vector e has a 1 at the corresponding position; the error correction then flips the bits at all recognized error positions in the received code word r.
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Scott-Multiplier
The architecture of the Scott-multiplier resembles the multiplication algorithm derived in Section 2.1. Equation (8) is mapped to a basic cell (see Figure 2 ). It consists of two 2-input AND-gates, two 2-input XOR gates and a flip-flop. Additionally, our implementation contains flip-flops for storing the coefficients of the A-operand during a calculation and control logic for that. Still, such cells fit comfortably into a Virtex-4 FPGA slice that offers two 4-input LUTs, two multiplexers, two 1-bit registers and arithmetic logic.
For a multiplier over GF (2 m ), m basic cells are connected into an array that calculates the product C = A · B mod P in m clock cycles. This array can be viewed as a linear feedback shift register and is illustrated in Figure 3 . The primitive polynomial of the Galois field can arbitrarily be set at design time.
Kitsos-Multiplier
This architecture extends the Scott-multiplier by a reconfigurable feedback path, gated clocking and is also based on Equation (8). The reconfigurable feedback path allows for a run-time reconfiguration of the multiplier. This reconfigurability aims to support not only arbitrary primitive polynomials but also field sizes 1 ≤ i ≤ m for an array length m. The gated clocking leads to an increased power efficiency when the multiplier is reconfigured to lower dimension fields. In addition to the two 2-input AND-gates, two 2-input XOR gates and flip-flop required due to Equation (8), the basic cells of the Kitsos-multiplier contain a demultiplexer and a two-input XOR and AND gate as shown in Figure 4 .
Similar to the Scott-multiplier, m basic cells form an array to allow for multiplication over GF (2 m ). The Kitsosmultiplier can be reconfigured at run time to support any field dimension j with 1 ≤ j ≤ m by selecting a shorter feedback path and disabling part of the flip-flops. Our implementation also features built-in default primitive polynomials and further control logic to be able to use an arbitrary primitive polynomial. An example for m = 4 is given in Figure 5 .
Plain Multiplier Architectures
In the original BCH decoder implementation, the multipliers used were based on a pure polynomial division algorithm. As a first step, plain unrolling of this polynomial division led to pure combinatorial FFMs. In the second step we have introduced pipeline registers to shorten the critical path of the circuit.
We use both plain FFM types as a comparison for our results. Detailed numbers for all multipliers are given in Figure 8 and Table 2 . The syndrome generator unit (SGU) computes the syndrome S(x) that is fed into a so-called key equation solver (KES). The KES computes the error locator polynomial Λ(x) out of the syndrome. The Chien search unit (CSU) afterwards checks for all elements in the specified Galois field GF (2 m ) if Λ(x) = 0. In this case, the error vector e has a 1 at the corresponding position; the error correction then flips the bits at all recognized error positions in the received code word r.
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Plain multiplier architectures
In the original BCH decoder implementation, the multipliers used were based on a pure polynomial division algorithm. As a first step, plain unrolling of this polynomial division led to pure combinatorial FFMs. In the second step we have 
BCH Decoder Architecture
Our original decoder implementation is derived from the generic template shown in Figure 1 . The key equation solver is based on a fully parallel Euclidean implementation that uses non-pipelined combinatorial FFMs as described in Section 3.3. SGU and CSU use the same type of FFM. Since we intend to enhance our decoder to Reed-Solomon codes in the future, we have decided to go for a fully parallel Euclidean based key equation solver. The decoder can be configured at design time with the following parameters:
-n: length of the code word -m: dimension of the extension field 2 m -t: numbers of errors that can be corrected -p: number of bits that are processed in parallel in the syndrome generator unit and the Chien search unit
In all three units in the upper part of Figure 1 , FFMs are the key components (Chen et al., 2009) (Zhang et al., 2010) . However, the complexity of some FFMs can be reduced at design time, since they have one input fixed to a constant value out of the specific Galois field used. This is the case for all 2 * t multipliers in the syndrome computation unit and for all t * p multipliers in the Chien search unit.
The key equation solver only contains full FFMs with non-
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Validation
With increasing complexity in current hardware designs, p manent evaluation and verification is crucial throughout design process. To speed up the otherwise very time consu ing simulation process, the VHDL models of the FFMs h been exhaustively co-simulated with C++ reference code GF-multiplication. This co-simulation has been carried using Mentor Graphics ModelSim and a SystemC test ben as illustrated in Figure 7 . As only field sizes up to 2 16 of interest for our BCH decoder, all meaningful stimuli h been applied and the models have therefore been fully v fied.
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BCH Decoder Architecture
The key equation solver only contains full FFMs with nonconstant inputs. To support both GF dimensions (2 14 and 2 16 ) in the DVB-S2 BCH decoder, every FFM instance internally consists of two FFMs, one for each GF dimension. They share the same wires and are selected via multiplexers at the inputs and outputs. Figure 6 clearly shows for two explicit configuration cases that these 8 * t + 2 FFMs in total consume the vast majority of the overall area required by the complete BCH decoder.
In Table 1 the latency of the single decoder stages is given for combinatorial and Scott FFMs based on the decoder parameters. Due to the high parallelism in the KES, the majority of decoding time is spend in SGU and CSU. Nevertheless, these units can easily be speeded up by increasing p, reducing the latency in these units by 1/p. However, this will also increase the consumed area by a factor of nearly p.
Results
Validation
With increasing complexity in current hardware designs, permanent evaluation and verification is crucial throughout the design process. To speed up the otherwise very time consuming simulation process, the VHDL models of the FFMs have been exhaustively co-simulated with C++ reference code for GF-multiplication. This co-simulation has been carried out using Mentor Graphics ModelSim and a SystemC test bench as illustrated in Figure 7 . As only field sizes up to 2 16 are of interest for our BCH decoder, all meaningful stimuli have been applied and the models have therefore been fully verified.
Synthesis Results
All multiplier architectures described in Section 3 have been implemented in VDHL. They have been synthesized for low area consumption on a Xilinx Virtex 4 FPGA (XC4VLX100, package FF1148). The applied tool chain was Xilinx ISE IDE Release 11.3 and the optimization effort for place and route was set to high. Table 2 gives detailed synthesis results (post place and route). introduced pipeline registers to shorten the critical path of the circuit.
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For the Scott-multiplier, we can achieve possible clock frequencies of more than 1GHz due to the short critical path (see Figure 2) . Furthermore, the Scott-multiplier outperforms the other multiplier architectures and even the plain combinatorial multiplier implementation with respect to the metric introduced above. This is shown in Figure 8 .
The overhead of the Kitsos-multiplier implemen heavily impacts the area usage. While still less a needed as for either one of the polynomial-division multipliers, the Kitsos-multiplier requires roughly ten more area than the Scott-multiplier yet providing the throughput. A BCH decoder for DVB-S2 requires FF two different GF dimensions: 2 14 and 2 16 . As a resu instances of the Scott-multiplier (one for each dime outperform the Kitsos-multiplier clearly.
Impact on BCH Decoder
With respect to the consumed area, Table 2 shows th the total number of slices occupied by the Scott-mu is 9 for GF 2 14 . That are 5.4% of the 168 slices re by the plain combinatorial FFM for this GF dimensio GF 2 16 , the Scott-FFM only consumes 5.5% of area the FFM pairs in the DVB-S2 decoder as explained i tion 3.4, this results in a total area saving of around 94 the FFMs. With respect to Figure 6 , we thus expect high potential for area saving by employing Scott-FF the key equation solver part. Nevertheless, the area oc by the multiplexers and registers will not be reduced thermore, the area reduction of FFMs with constant in in the SGU and CSU will also be significantly lower.
By using pipelined multipliers, the latency in each d component is increased by a factor of m (see Table 1 the configurations shown in Figure 6 , the latencies o and CSU are already massively dominating over the K tency. Using pipelined FFMs in SGU and CSU would lead to a significant decrease of the overall decoder th put, by only small area reduction in total.
However, Figure 6 shows that the KES is the domi part in the decoder with respect to area, but hardly cont to the overall latency. This means that adding additio tency in the KES will only insignificantly increase the o latency of the decoder. On the other hand, smaller FF the KES will show a considerable impact on the overa sumed area, since those FFMs use up most of the har resources (see Section 3.4).
In order to achieve a well-balanced decoder desig therefore suggest to employ two different FFM types decoder: combinatorial FFMs in the SGU and CSU 
Synthesis results
All multiplier architectures described in 3 have been implemented in VDHL. They have been synthesized for low area consumption on a Xilinx Virtex 4 FPGA (XC4VLX100, package FF1148). The applied tool chain was Xilinx ISE IDE Release 11.3 and the optimization effort for place and route was set to high. Figure 2 gives detailed synthesis results (post place and route).
Due to the given system requirements, the main focus lay on a resulting small footprint on the FPGA for given throughputs. Therefore the metric considered most important was throughput per slice at a fixed clock frequency. Figure 2 shows that the required target clock frequency of 200 MHz could be achieved by all implementations, except the Kitsosmultiplier for field dimensions m ≥ 15.
For the Scott-multiplier, we can achieve possible clock frequencies of more than 1 GHz due to the short critical path (see Fig. 2 ). Furthermore, the Scott-multiplier outperforms the other multiplier architectures and even the plain combinatorial multiplier implementation with respect to the metric introduced above. This is shown in Fig. 2 .
When comparing the Scott-multiplier and the plain combinatorial multiplier, the area saving outweighs the lesser throughput (factor 1 m ) by a factor from 14.75 (for m = 12) up to 18.1 (for m = 16).
The overhead of the Kitsos-multiplier implementation
Multiplication Algorithm
BCH codes are usually decoded by algebraic syndrome decoding. Figure 1 shows the generic structure of a syndrome based BCH decoder. It is important to notice that the syndrome S(x) only depends on a possible error vector e and not on the correct code word that has been sent. The decoder therefore has to find a possible error vector e with a minimum weight, that means an e with a minimum number of coefficients unequal to zero. In order to calculate e algebraically, the search for minimum weight is transformed into a search for a polynomial with minimum degree (Bossert, 1998) . heavily impacts the area usage. While still less area is needed as for either one of the polynomial-division-based multipliers, the Kitsos-multiplier requires roughly ten times more area than the Scott-multiplier yet providing the same throughput. A BCH decoder for DVB-S2 requires FFMs for two different GF dimensions: 2 14 and 2 16 . As a result, two instances of the Scott-multiplier (one for each dimension) outperform the Kitsos-multiplier clearly.
Impact on BCH decoder
With respect to the consumed area, Table 2 shows that the the total number of slices occupied by the Scott-multiplier is 9 for GF 2 14 . That are 5.4 % of the 168 slices required by the plain combinatorial FFM for this GF dimension. For GF 2 16 , the Scott-FFM only consumes 5.5 % of area. For the FFM pairs in the DVB-S2 decoder as explained in Sect. 3.4, this results in a total area saving of around 94 % for the FFMs. With respect to Fig. 6 , we thus expect a very high potential for area saving by employing Scott-FFMs in the key equation solver part. Nevertheless, the area occupied by the multiplexers and registers will not be reduced. Furthermore, the area reduction of FFMs with constant inputs as in the SGU and CSU will also be significantly lower.
By using pipelined multipliers, the latency in each decoder component is increased by a factor of m (see Table 1 ). For the configurations shown in Fig. 6 , the latencies of SGU and CSU are already massively dominating over the KES latency. Using pipelined FFMs in SGU and CSU would there lead to a significant decrease of the overall decoder throughput, by only small area reduction in total.
However, Fig. 6 shows that the KES is the dominating part in the decoder with respect to area, but hardly contributes to the overall latency. This means that adding additional latency in the KES will only insignificantly increase the overall latency of the decoder. On the other hand, smaller FFMs in the KES will show a considerable impact on the overall consumed area, since those FFMs use up most of the hardware resources (see Sect. 3.4) . In order to achieve a well-balanced decoder design, we therefore suggest to employ two different FFM types in the decoder: combinatorial FFMs in the SGU and CSU, and small pipelined FFMs in the KES. This setup will exploit the benefits of both FFM types and reduce the overall area of the decoder, by only adding an insignificant amount of total latency.
Conclusions
Finite field multiplications are key in many technical applications, particularly in decoding BCH codes. In this work we have investigated available pipelined architectures with respect to scalability, throughput and area consumption on FPGAs. We have implemented and synthesized those designs for a common target device, a Xilinx Virtex-4 XC4VLX100 FPGA. Our implementations have been fully verified in a hardware-software co-simulation. We have evaluated and compared the selected architectures and show that for the choosen effiency metric the Scott-multiplier features in principle the best performance. For application of the considered multipliers in a DVB-S2 BCH decoder the Kitsos-multiplier is outperformed by the other multipliers, despite the inherent architectural flexibility of the Kitsos-multiplier. Furthermore, we conclude that the key equation solver part can profit most from pipelined finite field multipliers, and that simple combinatorial multipliers provide a higher benefit in the syndrome computation and the Chien search.
